Elliptic IIR filter sharpening implemented on FPGA

نویسندگان

  • V. M. Poucki
  • A. Zemva
  • Miroslav D. Lutovac
  • T. Karcnik
چکیده

Filter sharpening is a technique for designing a higher order filter using several identical low-order filters with the same passband and stopband edge frequencies but with smaller passband ripple and larger stopband attenuation. The technique had been applied to linear phase finite impulse response (FIR) filters only. In this paper the method is applied on the elliptic infinite impulse response (IIR) filters that have nonlinear phase response. By increasing the order of the basic elliptic filter, the transition region can be significantly reduced. The straightforward design procedure is presented. Filters are implemented using the field programmable gate array (FPGA) chips and hardware folding technique.

برای دانلود متن کامل این مقاله و بیش از 32 میلیون مقاله دیگر ابتدا ثبت نام کنید

ثبت نام

اگر عضو سایت هستید لطفا وارد حساب کاربری خود شوید

منابع مشابه

Performance Comparison of Gaussian and Elliptic High Pass Filter

In this paper, Gaussian and elliptic high pass filters are analyzed for image sharpening qualitatively and quantatively . The filters are implemented in frequency domain using matlab software. Experiments are performed to compare the performance of both the filters ,processed images are presented. The results demonstrate that elliptic yields better results.

متن کامل

Performance Comparison of Gaussian and Elliptic High Pass Filter

In this paper, Gaussian and elliptic high pass filters are analyzed for image sharpening qualitatively and quantatively . The filters are implemented in frequency domain using matlab software. Experiments are performed to compare the performance of both the filters ,processed images are presented. The results demonstrate that elliptic yields better results.

متن کامل

Field Programmable Gate Array Based Infinite Impulse Response Filter Using Multipliers

In this paper, an Infinite Impulse Response (IIR) filter has been designed and simulated on an Field Programmable Gate Arrays (FPGA). The implementation is based on Multiply Add and Accumulate (MAC) algorithm which uses multiply operations for design implementation. Parallel Pipelined structure is used to implement the proposed IIR Filter taking optimal advantage of the look up table of target ...

متن کامل

20 Tap Reconfigurable IIR Filter using Fully Parallel MAC Algorithm

The paper introduces designing of MAC 20 tap IIR filter based on Field Programmable Gate Array (FPGA).The implementation is based on Multiply Add and Accumulate algorithm (MAC) unit which plays important role in many of the DSP aplications.MAC unit is used for best performance digital signal processing system. The designed filter has been synthesized on Digital Signal Processor (DSP) slice base...

متن کامل

High performance IIR filters for interpolation and decimation

Abstract This technical note looks at implementing high performance polyphase IIR filters with very low FPGA resource requirements. These structures have the property that order filters can be implemented with just multiplications. The filters can be shown to have low sensitivity to coefficient quantisation, leading to efficient implementation in fixed point. Furthermore the maximum gain at any...

متن کامل

ذخیره در منابع من


  با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید

برای دانلود متن کامل این مقاله و بیش از 32 میلیون مقاله دیگر ابتدا ثبت نام کنید

ثبت نام

اگر عضو سایت هستید لطفا وارد حساب کاربری خود شوید

عنوان ژورنال:
  • Digital Signal Processing

دوره 20  شماره 

صفحات  -

تاریخ انتشار 2010